Home   >   CSC-OpenAccess Library   >    Manuscript Information
Genetic Algorithm Processor for Image Noise Filtering Using Evolvable Hardware
A. Guruva Reddy, K. Sri Rama Krishna, M.N.GIRI PRASAD, K.Chandrabushan Rao, M. Madhavi
Pages - 240 - 250     |    Revised - 30-06-2010     |    Published - 10-08-2010
Volume - 4   Issue - 3    |    Publication Date - July 2010  Table of Contents
MORE INFORMATION
KEYWORDS
Reconfigurable hardware, Processing Elements, Genetic algorithm, Virtual Reconfigurable Circuit
ABSTRACT
General-purpose image filters lack the flexibility and adaptability of un-modeled noise types. On the contrary, evolutionary algorithm based filter architectures seem to be very promising due to their capability of providing solutions to hard design problems. Through this novel approach, it is made possible to have an image filter that can employ a completely different design style that is performed by an evolutionary algorithm. In this context, an evolutionary algorithm based filter is designed in this paper with the kernel or the whole circuit for automatically evolved. The Evolvable Hard Ware architecture proposed in this paper can evolve filters without a priori information. The proposed filter architecture considers spatial domain approach and uses the overlapping window to filter the signal. The approach that is chosen in this work is based on functional level evolution whose architecture includes nonlinear functions and uses genetic algorithm for finding the best filter configuration.
1 Google Scholar 
2 Academic Index 
3 CiteSeerX 
4 refSeek 
5 iSEEK 
6 Socol@r  
7 Bielefeld Academic Search Engine (BASE) 
8 Scribd 
9 WorldCat 
10 SlideShare 
11 PDFCAST 
12 PdfSR 
Borgatti, M. Lertora, F. Foret, B. Cali, L. “ A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O”. IEEE Journal of Solid-State Circuits, Vol.38( 3): 521- 529, Mar 2003
Christian Haubelt, Thomas Schlichter, and Jurgen Teich, “Improving Automatic Design Space Exploration by Integrating Symbolic Techniques into Multi-Objective Evolutionary Algorithms”. International Journal of Computational Intelligence Research, Vol.2(3): 239–254, 2006
Clark, G.R, San Diego and La Jolla. “novel function-level EHW architecture within modern FPGAs”. In Proceedings of Congress on Evolutionary Computation (CEC 99), California Univ, CA, 1999
Goldberg, D. E. “Genetic Algorithms in Search, Optimization & Machine Learning”, Pearson Education, Inc, 1990.
Guruva Reddy. A, Sri Rama Krishna. K, Giri Prasad. M.N and Chandra Bhushan Rao K, “Autonomously Restructured Fault tolerant image enhancement filter,” ICGST International Journal on Graphics, Vision & Image Processing, Vol.08, issue-3, pp.35-40, Oct 2008.
Higuchi .T, N. Kajihara, "Evolvable Hardware Chips for Industrial Applications". Communications of the ACM, Vol.42(4): 60-69, June 2006
Higuchi, T. Iwata, M. Keymeulen, D. Sakanashi, H. Murakawa, M. Kajitani, I. Takahashi, E. Toda, K. Salami, N. Kajihara, N. and Otsu, N, “Real-world applications of analog and digital evolvable hardware”. IEEE Transactions on Evolutionary Computation, Vol.3(3): 220-235, Sep 1999
Higuchi.T, Umezono and Tsukuba Ibaraki. “Evolvable hardware with Genetic learning”. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS '96), 1996
Jie Li and Shitan Huang. “Adaptive Salt-&-Pepper Noise Removal: A Function Level Evolution based Approach”. In Proceedings of NASA/ESA Conference on Adaptive Hardware and Systems, June 2008
Kyrre Glette and Jim Torresen. “A Flexible On-Chip Evolution System Implemented on a Xilinx Virtex-II Pro Device”. In Proceedings of International conference on Evolvable systems, 2005
Rafael C. Gonzalez and Richard E. Woods, “Digital Image Processing”, Second edition, Pearson Education, 2007
Sekanina.L. “Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware”. In Proceedings of Fifth International Conference on Evolvable Systems (ICES’03), 2003
Simon Harding. “Evolution of Image Filters on Graphics Processor Units Using Cartesian Genetic Programming”. In Proceedings of IEEE Congress on Evolutionary Computation, 2008
Mr. A. Guruva Reddy
L B R College of Engineering - India
guruvareddy78@gmail.com
Dr. K. Sri Rama Krishna
V R Siddartha Engg College - India
Dr. M.N.GIRI PRASAD
- India
Dr. K.Chandrabushan Rao
- India
Dr. M. Madhavi
- India


CREATE AUTHOR ACCOUNT
 
LAUNCH YOUR SPECIAL ISSUE
View all special issues >>
 
PUBLICATION VIDEOS